

F

The diagram illustrates a cross-section of a multi-layered structure. It consists of several horizontal layers. From top to bottom, the layers are: a thin red layer, a thin yellow layer, a thick green layer, a thin yellow layer, a thick green layer, a thin yellow layer, a thick green layer, a thin yellow layer, and a thin red layer. A central vertical channel, outlined in black, runs through the center of the structure. Horizontal lines extend from the right side of the diagram, pointing to the boundaries between the layers.

Total thickness: 1.59mm

1. FABRICATE PER IPC-6012A CLASS 3.
2. FOR BOARD THICKNESS AND IMPEDANCE DETAILS REFER STACKUP DOCUMENT.
3. PRINTED WIRING BOARD SHALL COMPLY WITH REQUIREMENTS OF ANSI/J-STD-003.
4. SURFACE FINISH: ENIG
5. SOLDERMASK ON BOTH SIDES OF THE BOARD SHALL BE LPI, COLOR GREEN.
6. SILK SCREEN LEGEND TO BE APPLIED PER LAYER STACKUP USING WHITE NON-CONDUCTIVE EPOXY INK.
7. THIS PRINTED WIRING BOARD IS DESIGNED WITH A MINIMUM CONDUCTOR WIDTH AND SPACING OF 6 MIL MILS.
8. ALL VIAS ARE TENTED ON BOTH SIDES UNLESS SOLDERMASK OPENED IN GERBER.
9. ALL VIAS ON PAD SHOULD BE FILLED WITH NON CONDUCTIVE EPOXY AND SURFACE SHOULD BE FLAT. FLATNESS TOLERANCE FOR VIA ON PADS: +0.000 /- 0.001 INCHES ON BOTH SIDES. THE MANUFACTURER IS REQUESTED TO SIZE PER THEIR SOLDERMASK TOLERANCE.
10. SOLDER MASK OPENING IS KEPT SAME SIZE AS PAD (1:1) FOR ALL COMPONENTS
11. VENDOR SHOULD FOLLOW ROHS COMPLIANT PROCESS AND Pb FREE FOR MANUFACTURING
12. MANUFACTURER'S IDENTIFICATION, DATECODE LETTER SHALL BE SILKSCREENED ON SOLDER SIDE OF THE BOARD.
13. TRACE WIDTH SHOULD BE ACCURATELY ETCHED. MAX TOLERANCE +/- 1 MIL
14. ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE SPECIFIED.
15. FLATNESS REQUIREMENTS:
A. BOW AND TWIST OF ASSEMBLY SUB-PANEL OR SINGULATED PWB SHALL NOT EXCEED 0.7% OF LONGEST SIDE
16. TEST IN ACCORDANCE WITH THE CURRENT REVISION OF IPC-TM-650 2.4.22
16. PCB MATERIAL REQUIREMENTS:
A. FLAMMABILITY RATING MUST MEET OR EXCEED UL94V-0 REQUIREMENTS. PCB MUST BEAR THE UL94V-0 REGISTERED MATERIAL ID NUMBER.
- B. Tg 135 C OR EQUIVALENT.
- C. EQUIVALENT MATERIAL SHALL BE RoHS COMPLIANT, HALOGEN FREE AND APPROVED BY CE-CERT.
17. LAYER TO LAYER REGISTRATION SHALL BE WITHIN +/-2 MIL

Symbol	Count	Hole Size	Plated	Hole Tolerance
☒	95	0.30mm	Plated	+/-0.08mm
▽	4	0.60mm	Plated	+/-0.08mm
○	2	0.65mm	Non-Plated	+/-0.08mm
⊗	5	1.00mm	Plated	+/-0.08mm
◇	2	2.75mm	Non-Plated	+/-0.08mm
	108 Total			

PCB DOC:	=PCB_DWG_NO	SCALE:	FILE NAME:	ARCS Lab CAN-FD Encoder.PCBDwf	SHEET:	2	OF	4
----------	-------------	--------	------------	--------------------------------	--------	---	----	---



F

REV STATUS OF SHEETS	REV																	REVISIONS				
	SHEET																	ZONE	REV	DESCRIPTION	DATE	APPROVED

Bottom Overlay (Scale 4:1)



B	A	END	X
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

PART NO.: =PCB_PART_NUMBER				=Address1	
APPROVALS				=Address2	
DESIGNER:	=PCB_ENGINEER	DATE			=Address3
DESIGNER:	=PCB_DESIGNER	PCB_DESIGNER			=Address4
CHECKER:	=PCB_CHECKER	PCB_CHECKER			
Reference Documents		DESIGN ITEM:	=Item		DESIGN ITEM REVISION:
		TITLE:	=PCB_TITLE_1		=ItemRevision
			=PCB_TITLE_2		
BOM DOC:	=DOC_NO_BOM				
ASSY DOC:	=DOC_NO_FAB.DWG				
SCH DOC:	=DOC_NO_SCH.DWG				
PCB DOC:	=PCB_DWG_NO				
B		CAGE CODE:	DWG NO:	REV:	
=CAGE_CO					
SCALE:		FILE NAME:		SHEET: 4 OF 4	
		ARCS Lab CAN-FD Encoder.PCBdwl			